Senior ASIC Timing Engineer — Nvidia | cvGO!

Nvidia · 2 Locations · Office

### About the Role Senior ASIC Timing Engineer for cutting-edge AI and computing chips. Responsible for STA and timing closure on complex ASICs at advanced nodes. ### Responsibilities - Perform block and full-chip static timing analysis (STA). - Drive timing closure on critical paths using Synopsys